
RN1
1k
VCC+5
2.2k
2.2k
SW1
SW2
U1
CLKUSR
CONF_DONE
CS
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
DEDIC_CLK1
DEDIC_CLK2
DEDIC_INPUT1
DEDIC_INPUT2
DEDIC_INPUT3
DEDIC_INPUT4
DEV_CLRn
DEV_OE
MSEL0
MSEL1
nCE
nCONFIG
nCS
nRS
nSTATUS
nWS
TCK
TDI
TMS
DCLK
VCCINT
VCCIO
GNDINT
GNDIO
INIT_DONE
nCEO
RDYnBSY
TDO
epf10k10tc144
J1
CON15
J2
CONNECTOR EDGE 5x2
RN2
J3
CONN SOCKET 30
J4
CONNECTOR EDGE 5x2
J5
CON14
R3
1k
U2
EPC2
TDO
DATA
TCK
DCLK
VCCSEL
NC
VPPSEL
nINIT_CONF
nCASC
TDI
LED0
LED1
LED2
LED3
LED4
LED5
LED6
LED7
LED8
LED9
LED10
LED11
LED12
330
RN3
RN4
LN10204
D1
Y1
OSC14
JP1
HEADER 3
Title
FPGA DEMO BOARD
Size
A3
Document Number
<Doc>
Rev
<RevCode>
Date:
Monday, September 30, 2002
Sheet
1
of
2